{"schemaVersion":1,"kind":"project","documentationUrl":"https://decomphub.com/data","project":{"id":"52830e39-d694-4c0d-9385-2098ba1b6ec7","slug":"opl3-fpga","revision":2,"name":"opl3_fpga","description":"Reverse engineered SystemVerilog RTL version of the Yamaha OPL3 (YMF262) FM Synthesizer","url":"https://app.decomphub.com/projects/opl3-fpga","jsonUrl":"https://app.decomphub.com/data/projects/opl3-fpga.json","markdownUrl":"https://app.decomphub.com/data/projects/opl3-fpga.md","category":"hardware","workTypes":["reverse-engineering"],"targets":["Unknown"],"status":"unknown","publishedAt":"2026-10-06T19:39:51.257Z","updatedAt":"2026-10-06T19:39:51.257Z","repository":{"url":"https://github.com/gtaylormb/opl3_fpga","host":"github.com","fullPath":"gtaylormb/opl3_fpga","description":"Reverse engineered SystemVerilog RTL version of the Yamaha OPL3 (YMF262) FM Synthesizer","license":"LGPL-3.0","starCount":409,"starsCheckedAt":"2026-10-08T19:31:35.042Z","upstreamArchived":false,"defaultBranch":null,"latestDefaultBranchCommitAt":null,"metadataCheckedAt":"2026-10-06T08:12:57.788Z"},"progress":[],"sources":[{"label":"Public repository metadata","url":"https://github.com/gtaylormb/opl3_fpga"},{"label":"Discovery query","url":"https://api.github.com/search/repositories?q=%22reverse+engineered%22+in%3Aname%2Cdescription+is%3Apublic+fork%3Afalse+created%3A2008-01-01..2017-07-01&sort=updated&order=desc&per_page=100&page=1"}],"longDescription":"","aliases":[],"originalPlatforms":[],"outputPlatforms":[],"architectures":[],"languages":["SystemVerilog"],"tags":[],"links":{"website":null,"documentation":null,"releases":null,"buildInstructions":null,"repositories":[],"community":[],"support":[],"issues":[]},"contribution":{"status":"unknown","helpNeeded":[],"url":null,"sourceUrl":null,"checkedAt":null,"prerequisites":"","environments":[],"aiPolicy":"unspecified","aiPolicySourceUrl":null,"aiPolicyConditions":""},"originalAssetsNote":""}}