{"schemaVersion":1,"kind":"project","documentationUrl":"https://decomphub.com/data","project":{"id":"b0b1a723-10fb-46ba-92a5-62d63914f51d","slug":"projectxcxk","revision":2,"name":"projectXCxk","description":"Reverse-engineering of early Xilinx FPGAs","url":"https://app.decomphub.com/projects/projectxcxk","jsonUrl":"https://app.decomphub.com/data/projects/projectxcxk.json","markdownUrl":"https://app.decomphub.com/data/projects/projectxcxk.md","category":"hardware","workTypes":["reverse-engineering"],"targets":["early Xilinx FPGAs"],"status":"unknown","publishedAt":"2026-10-11T14:52:34.543Z","updatedAt":"2026-10-11T14:52:34.540Z","repository":{"url":"https://github.com/themightyduckofdoom/projectxcxk","host":"github.com","fullPath":"themightyduckofdoom/projectxcxk","description":"Reverse-engineering of early Xilinx FPGAs","license":null,"starCount":5,"starsCheckedAt":"2026-10-10T22:18:43.955Z","upstreamArchived":false,"defaultBranch":null,"latestDefaultBranchCommitAt":null,"metadataCheckedAt":"2026-10-10T22:18:43.955Z"},"progress":[],"sources":[{"label":"Public repository metadata","url":"https://github.com/themightyduckofdoom/projectxcxk"},{"label":"Discovery query","url":"https://github.com/TheMightyDuckOfDoom/projectXCxk"}],"longDescription":"","aliases":[],"originalPlatforms":[],"outputPlatforms":[],"architectures":[],"languages":["Python"],"tags":[],"links":{"website":null,"documentation":null,"releases":null,"buildInstructions":null,"repositories":[],"community":[],"support":[],"issues":[]},"contribution":{"status":"unknown","helpNeeded":[],"url":null,"sourceUrl":null,"checkedAt":null,"prerequisites":"","environments":[],"aiPolicy":"unspecified","aiPolicySourceUrl":null,"aiPolicyConditions":""},"originalAssetsNote":""}}