{"schemaVersion":1,"kind":"project","documentationUrl":"https://decomphub.com/data","project":{"id":"de9d80e9-3a55-4889-b07c-83357c98c910","slug":"riscv-decomp","revision":2,"name":"riscv-decomp","description":"Myreen-style decompilation into logic for RISC-V, in Lean 4, over an abstract stepper","url":"https://app.decomphub.com/projects/riscv-decomp","jsonUrl":"https://app.decomphub.com/data/projects/riscv-decomp.json","markdownUrl":"https://app.decomphub.com/data/projects/riscv-decomp.md","category":"hardware","workTypes":["source-reconstruction"],"targets":["RISC-V"],"status":"unknown","publishedAt":"2026-10-08T14:55:20.766Z","updatedAt":"2026-10-08T14:55:20.765Z","repository":{"url":"https://github.com/dhsorens/riscv-decomp","host":"github.com","fullPath":"dhsorens/riscv-decomp","description":"Myreen-style decompilation into logic for RISC-V, in Lean 4, over an abstract stepper","license":null,"starCount":0,"starsCheckedAt":"2026-10-08T12:29:44.770Z","upstreamArchived":false,"defaultBranch":null,"latestDefaultBranchCommitAt":null,"metadataCheckedAt":"2026-10-08T12:29:44.770Z"},"progress":[],"sources":[{"label":"Public repository metadata","url":"https://github.com/dhsorens/riscv-decomp"},{"label":"Discovery query","url":"https://api.github.com/search/repositories?q=%22decompilation%22+in%3Aname%2Cdescription+is%3Apublic+fork%3Afalse+created%3A2026-05-30..2026-12-31&sort=updated&order=desc&per_page=100&page=5"}],"longDescription":"","aliases":[],"originalPlatforms":[],"outputPlatforms":[],"architectures":[],"languages":["Lean"],"tags":[],"links":{"website":null,"documentation":null,"releases":null,"buildInstructions":null,"repositories":[],"community":[],"support":[],"issues":[]},"contribution":{"status":"unknown","helpNeeded":[],"url":null,"sourceUrl":null,"checkedAt":null,"prerequisites":"","environments":[],"aiPolicy":"unspecified","aiPolicySourceUrl":null,"aiPolicyConditions":""},"originalAssetsNote":""}}